Could I help you?
New Reduced price! JEDEC JESD28-A View larger

JEDEC JESD28-A

M00001990

New product

JEDEC JESD28-A A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS

standard by JEDEC Solid State Technology Association, 12/01/2001

More details

In stock

$25.37

-57%

$59.00

More info

Full Description

This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.