Cart 0 Product Products (empty)
No products
To be determined Shipping
$0.00 Total
Product successfully added to your shopping cart
Quantity
Total
There are 0 items in your cart. There is 1 item in your cart.
Total products
Total shipping To be determined
Total
New Sale! 
View larger
View larger EIA JESD 82:2000
New product
EIA JESD 82:2000
Definition of CDCV857 PLL Clock Driver for Registered DDR DIMM ApplicationsMore info
This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.
| Author | EIA |
|---|---|
| Editor | EIA |
| Document type | Standard |
| Format | File |
| ICS | 35.220.99 : Other data storage devices |
| Number of pages | 17 |
| Year | 2000 |
| Document history | |
| Country | USA |
| Keyword | EIA 82;82;EIA JESD82 |