Could I help you?
New Reduced price! JEDEC JESD 8-9B View larger

JEDEC JESD 8-9B

M00001988

New product

JEDEC JESD 8-9B ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002

standard by JEDEC Solid State Technology Association, 05/01/2002

More details

In stock

$30.96

-57%

$72.00

More info

Full Description

This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_2 logic switching range, nominally 0 V to 2.5 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. This standard has been developed particularly with the objective of providing a relatively simple upgrade path from MOS push-pull interface designs. The standard is particularly intended to improve operation in situations where busses must be isolated from relatively large stubs.